


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#) | [Help](#)

Welcome United States Patent and Trademark Office

 [Search Results](#)
[BROWSE](#)[SEARCH](#)[IEEE Xplore Guide](#)[SUPPORT](#)

Results for "(((gated clock)<in>metadata))<and>(flip-flop<in>metadata))"

Your search matched 7 of 68 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.
 [e-mail](#) [printer friendly](#)
» [Search Options](#)[View Session History](#)[New Search](#)» [Other Resources](#)
(Available For Purchase)[Top Book Results](#)

[Low-Power CMOS Design](#)
by Chandrakasan, A.; Brodersen, R. W.;
Hardcover, Edition: 1

[View All 1 Result\(s\)](#)» [Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Modify Search](#)

[Search >](#)
 Check to search only within this results set
Display Format: Citation Citation & Abstract
 [view selected items](#) [Select All](#) [Deselect All](#)

- 1. **Power performance with gated clocks of a pipelined Cordic core**
Cadenas, O.; Megson, G.;
[ASIC, 2003. Proceedings. 5th International Conference on](#)
Volume 2, 21-24 Oct. 2003 Page(s):1226 - 1230 Vol.2
[AbstractPlus](#) | [Full Text: PDF\(391 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
- 2. **Automatic insertion of gated clocks at register transfer level**
Raghavan, N.; Akella, V.; Bakshi, S.;
[VLSI Design, 1999. Proceedings. Twelfth International Conference On](#)
7-10 Jan. 1999 Page(s):48 - 54
Digital Object Identifier 10.1109/ICVD.1999.745123
[AbstractPlus](#) | [Full Text: PDF\(40 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)
- 3. **Individual flip-flops with gated clocks for low power datapaths**
Lang, T.; Musoll, E.; Cortadella, J.;
[Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on](#) [see also
[Circuits and Systems II: Express Briefs, IEEE Transactions on](#)]
Volume 44, Issue 6, June 1997 Page(s):507 - 516
Digital Object Identifier 10.1109/82.592586
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(196 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)
- 4. **Clock-gating and its application to low power design of sequential circuits**
Qing Wu; Pedram, M.; Xunwei Wu;
[Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on](#) [see also
[Circuits and Systems I: Regular Papers, IEEE Transactions on](#)]
Volume 47, Issue 3, March 2000 Page(s):415 - 420
Digital Object Identifier 10.1109/81.841927
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(160 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)
- 5. **Clock-gating and its application to low power design of sequential circuits**
Wu, Q.; Pedram, M.; Wu, X.;
[Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997](#)
5-8 May 1997 Page(s):479 - 482
Digital Object Identifier 10.1109/CICC.1997.606671
[AbstractPlus](#) | [Full Text: PDF\(348 KB\)](#) [IEEE CNF](#)